Hero Image

Executive Certification in ASIC Verification

About the Course:

In today’s AI era, chip designers have access to AI-powered EDA tools, silicon-proven IP libraries, and open computing platforms like RISC-V Open ISA, enabling them to design powerful, innovative SoCs efficiently. With these advancements, even the most complex SoCs can be realized for next-generation electronic products. However, thorough verification is critical to ensure the success of newly designed chips and systems. This makes it the perfect time for chip designers and VLSI enthusiasts to delve into ASIC verification methodologies and learn how to verify IPs, subsystems, and complete SoCs effectively. The course covers the complete spectrum of VLSI verification skills, starting with ASIC verification methodologies. It progresses to Advanced Verilog, Code Coverage, SystemVerilog, SystemVerilog Assertions (SVA), followed by Formal Verification, including FPV, formal algorithms, equivalence checking, with detailed case studies. The course then explores UVM - covering TB architecture, factory, phases, TLM Ports, sequences, virtual sequences and RAL, Gate-Level Simulation (GLS), Timing Verification, SDF annotation, Debugging, regression, low-power verification with UPF, Portable Stimulus Standard (PSS) for test scenario modelling, SoC verification methodology with various case studies. In addition, it also covers Python for DV automation, C programming for writing firmware SoC testcases, and Generative AI for RTL design and verification - empowering engineers with AI-assisted design and verification capabilities. This hands-on course ensures that the participants build strong foundations in Design Verification – functional verification, low-power and formal verification, GLS, DV automation, and SoC verification, while gaining hands-on expertise through labs, case studies, and real-world verification projects.



Our Students Rate This Course

4.5
Trainer

MAVEN silicon

Program Fee

Rs 2,00,000 + GST

Available Seats

100

Schedule

9 Months

Only Few Seats Left

Reviews

Testimonials

Module 1

Advanced Verilog and Code Coverage

  •  Timescale System Task
  • Generate Blocks
  • Self-checking Testbench
  • Named Events
  • Verilog Stratified Event Queue
  • Statement Coverage
  • Branch Coverage
  • Toggle Coverage
  • Finite State Machine Coverage
  • Hands-On Labs

Module 2

ASIC Verification Methodology

  • Verification Essentials
  • DV concepts and flow
  • Testplan
  • Directed Vs Random Testcases
  • Constraint Random Coverage Driven Verification [ CRCDV ] 

Module 3

RISC-V Instruction Set Architecture

  • RISC-V processor overview
  • RISC-V ISA overview
  • RV32I – R Type Instruction
  • RV32I – I Type Instruction
  • RV32I – S & B Type Instructions
  • RV-32I – J & U Type Instructions
  • RV32I – Assembly programs and Summary

Module 4

Linux Operating System

  • Different types of Operating System
  • Design Features & layers
  • Basic Linux commands
  • Advanced commands
  • Utilities
  • Vi editor
  • Networking in Linux
  • Hands-On Labs

Module 5

GIT Version Control System [ VCS ]

  • Types of Version Control System
  • Git - Basic Workflow
  • Git - Various commands
  • Git - Branching & Merging
  • Git - Configuration
  • Hands-On Labs 

Module 6

SystemVerilog HVL

  •  SystemVerilog Datatypes
  • SystemVerilog Memories
  • SystemVerilog Tasks & Functions
  • Object Oriented Programming - Basic
  • Object Oriented Programming - Advanced
  • SV Randomization
  • SV Threads, Mailbox and Semaphores
  • SV Virtual Interfaces
  • Functional Coverage
  • Case Studie
  • s Hands-On Labs

Module 7

SystemVerilog Assertions

  • Different types of assertions
  • Sequences
  • Different Operators & Sequence Compositions
  • Definition of reusable sequences and properties
  • Connecting Assertions to DUT
  • SVA Coverage and Control Tasks
  • Hands-On Lab

Module 8

Formal Verification

  • Emergence of Formal Verification
  • Formal Verification Algorithms
  • Formal Property Verification
  • Formal Equivalance Checking
  • Types of Equivalence Checking
  • Hands-On Labs

Module 9

Universal Verification Methodology [ UVM ]

  • UVM Overview
  • UVM TB Architecture and Base Class Hierarchy
  • UVM Factory
  • Stimulus Modelling & Testbench Overview
  • UVM Phases and Reporting Mechanism
  • TLM Ports and Configuration
  • Creation of UVM TB Components
  • UVM Sequences
  • Virtual Sequences & Virtual Sequencers
  • UVM Events & Callbacks
  • Creating Scoreboard in UVM
  • Hands-On Labs

Module 10

Gate Level Simulation [ GLS

  • GLS Timing Verification
  • GLS TB Setup and Environment
  • SDF Annotation
  • GLS Overhead
  • Improving GLS Performance
  • GLS Simulation Debugging
  • GLS Regression and Verification Signoff
  • Case Study 

Module 11

Low Power Verification

  • Necessity of Low Power
  • Unified Power Format [ UPF ]
  • Modeling Power Intent in UPF
  • Static Low Power Verification with UPF
  • Dynamic Low Power verification with UPF
  • Advanced UPF-Based Verification
  • Hands-On Labs 

Module 12

Portable Stimulus Standard [ PSS ]

  • PSS Basics
  • PSS Constructs
  • Test Scenario Modeling
  • Coverage in PSS
  • Integration with Verification Methodologies
  • Advanced PSS Concepts
  • Case Study 

Module 13

SoC Verification

  • C Programming
  • SoC Verification Methodology
  • Case Study

Module 14

Gen AI for VLSI

  • Introduction to Gen AI
  • Large Language Models
  • Prompt Engineering
  • Model Fine Tuning and Domain-based models for VLSI
  • Gen AI for VLSI
  • ML for EDA 

Module 15

Python for DV Automation

  • Python Programming Basics
  • Python Fundamentals for DV
  • Python for Regression Testing
  • Log Parsing and Report Generation
  • Case Study

Module 16

Business communication

  • Transition from College to Corporate
  • Interpersonal Skills and Presentation Skills
  • Email Etiquette
  • Resume Writing
  • Mock Interviews: Technical/HR
  • Interview Skills: Group Discussion and HR Round Preparation

NEWS & UPDATES

Career Transitions

55% Average Salary Hike

$1,27,000 Highest Salary

800+ Career Transitions

300+ Hiring Partners

Who Can Apply for the Course?

  • Anyone with a bachelor’s degree and a passion for VLSI
  • Professionals looking to grow their career in VLSI
  • Any IT Professional with a bachelor’s degree looking to transition into VLSI design and semiconductor technologies
  • Project/Product Managers aiming to transition into or deepen their understanding of VLSI and chip design
  • Engineers who aspire to use industry-standard EDA tools and build their own chips from concept to layout
Who can aaply

About Program

This program by iHub Divya Sampark, IIT Roorkee helps you gain the data analytics, machine learning, and artificial intelligence skills sought after by top employers.

Key Highlights

Hands-On Training
Self Paced & Live Sessions
24/7 Lab & EDA Tool Access
Certification from iHUB, IIT Roorkee
750+ Hrs of Live Online Immersive Learning Journey
Exploring Cutting-edge Applications of Artificial Intelligence in VLSI – A Key Focus Area
70% Hands On , 30% Theory
Master Classes from IIT Faculty and Industry Experts
2 Days Campus Immersion
Business Communication (Aptitude & Soft Skill Training)
Career Support Services
24/7 EDA Tools Access (Cadence, Synopsis, Siemens )
24/7 Access to e-Learn cloud-based platform
Student Success Support

Our Alumni Work At

Maven Alumni

What is included in this course?

  • Non-biased career guidance
  • Counselling based on your skills and preference
  • No repetitive calls, only as per convenience
  • Rigorous curriculum designed by industry experts
  • Complete this program while you work

I’m Interested in This Program